

PIC32MZ Embedded Connectivity (EC) Family Silicon Errata and Data Sheet Clarification

The PIC32MZ Embedded Connectivity (EC) family devices that you have received conform functionally to the current Device Data Sheet (DS60001191**C**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC32MZ Embedded Connectivity (EC) family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A5).

Data Sheet clarifications and corrections (if applicable) start on page 18, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® X IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB X IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB X IDE project.
- Configure the MPLAB X IDE project for the appropriate device and hardware debugger.
- 4. Select <u>Window > Dashboard</u>, and then click the **Refresh Debug Tool Status** icon ().
- The part number and the Device and Revision ID values appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various PIC32MZ Embedded Connectivity (EC) family silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREY VALUES

Dowt November	Device ID ⁽¹⁾	Revision II	Revision ID for Silicon Revision ⁽¹⁾			
Part Number	Device ID(*)	А3	A4	A5		
PIC32MZ1024ECG064	0x05103053					
PIC32MZ1024ECH064	0x05108053					
PIC32MZ1024ECM064	0x05130053					
PIC32MZ2048ECG064	0x05104053					
PIC32MZ2048ECH064	0x05109053					
PIC32MZ2048ECM064	0x05131053	00	04	05		
PIC32MZ1024ECG100	0x0510D053	0x3	0x4	0x5		
PIC32MZ1024ECH100	0x05112053					
PIC32MZ1024ECM100	0x0513A053					
PIC32MZ2048ECG100	0x0510E053					
PIC32MZ2048ECH100	0x05113053					
PIC32MZ2048ECM100	0x0513B053					

Note 1: Refer to the "**Memory Organization**" and "**Special Features**" chapters in the current Device Data Sheet (DS60001191**C**) for detailed information on Device and Revision IDs for your specific device.

TABLE 1: SILICON DEVREY VALUES (CONTINUED)

Dord November	Device ID ⁽¹⁾	Revision I	D for Silicon	Revision ⁽¹⁾
Part Number	Device ID(*)	А3	A4	A5
PIC32MZ1024ECG124	0x05117053			
PIC32MZ1024ECH124	0x0511C053			
PIC32MZ1024ECM124	0x05144053			
PIC32MZ2048ECG124	0x05118053			
PIC32MZ2048ECH124	0x0511D053			
PIC32MZ2048ECM124	0x05145053	0x3	0x4	0x5
PIC32MZ1024ECG144	0x05121053	UXS	UX4	CXO
PIC32MZ1024ECH144	0x05126053			
PIC32MZ1024ECM144	0x0514E053			
PIC32MZ2048ECG144	0x05122053			
PIC32MZ2048ECH144	0x05127053			
PIC32MZ2048ECM144	0x0514F053			

Note 1: Refer to the "Memory Organization" and "Special Features" chapters in the current Device Data Sheet (DS60001191C) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item	Issue Summary		ffectorision	
			-	А3	A4	A5
ADC	INT0 Trigger	1.	When using INT0 as a trigger source for ADC conversion, the INT0EP bit in the INTCON register controls which edge triggers the conversion (rising or falling). However, only a rising edge will trigger the conversion.	х	Х	х
ADC	Data Format	2.	Two's complement (signed) input mode does not produce expected results.	Х	Х	Х
Boot Flash	Boot Sequence	3.	When Boot Flash 1 is selected to be mapped to a Lower Boot Alias memory, the device may instead incorrectly map Boot Flash 2.	х	Х	Х
Comparator Voltage Reference	Range Selection	4.	The Comparator Voltage Reference (CVREF) module range selection (CVRR bit in the CVRCON register) does not function.	Х	Х	Х
Ethernet Controller	Alternate MII and RMII Configurations	5. available on 100-pin devices.		Х	Х	х
Ethernet Controller	MII Configuration	6.	All mode is not available on 64-pin devices.		Х	Х
Ethernet Controller	RMII Mode	7.	MII pins that are not used by the Ethernet module during RMII operation may not be available for other functions.		Х	Х
I/O Port	The Open Drain selection (ODCx) on I/O port pins is not available when the pin is configured for anything other than a standard port output. the Open Drain feature is not available for dedicated or remappable Peripheral Pin Select (PPS) output features.		х	х	х	
Oscillator	FRC Tuning	9.	Changing values in the OSCTUN register has no effect on the FRC accuracy.	Х	Х	Х
Oscillator	Ceramic Resonator	10.	The Ceramic Resonator cannot be used as an input to the Oscillator module (OSC1/OSC2 pins).	Х	Х	Х
Secondary Oscillator	Crystal Oscillator	11.	A crystal oscillator cannot be used as the input to the Secondary Oscillator (SOSCI/SOSCO pins).	Х	Х	Х
Reserved	_	12.	_	_	_	_
Power- Saving Modes	Dream Mode	13.	Dream mode does not function.	х	Х	Х
Power- Saving Modes	Sleep Mode	14.	The device may not exit Sleep mode.	Х	Х	Х
SPI	Maximum Speed Operation	15.	The SPI clock speed does not meet the published specification.		Х	х
Reserved	_	16.				
System Bus	When Permission Access is enabled, any access by an initiator		Х	Х	Х	

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item	Issue Summary		ffecto	
			-	А3	A4	A5
USB	Suspend Mode	18.	The USB module will not function if the device enters Sleep mode and the USB PHY is turned off by setting the USBSSEN bit in the CFGCON register to '1'.	х	Х	х
USB	_	19.	The USB module requires a start-up delay.	Х	Х	Χ
USB	Endpoint FIFO	20.	Endpoint FIFOs cannot be read using 32-bit reads.	Χ	Χ	Χ
Reserved	_	21.	_	_	_	_
Watchdog Timer	Window Mode	22.	When the Watchdog Timer is used in Window mode, the module may issue a Reset even if the user tries to clear the module within the allowed window.	х	Х	Х
Watchdog Timer	Reset Trigger	23.	When the Watchdog Timer expires during Sleep mode, it causes a Reset rather than a non-maskable interrupt (NMI).	Х	Х	Х
PMP	Address Lines	24.	PMP address lines block the use of lower-order functions when the PMP is used but the corresponding bit in the PMAEN register is cleared.	х	Х	Х
I ² C	Master Stop	25.	The hardware Master Stop control does not function.	Х	Х	Χ
Crypto Engine	Byte Ordering	26.	The Crypto Engine processes data in big-endian order rather than little-endian.	Х	Х	Х
Random Number Generator	True Random Number Generator (TRNG) Mode	27.	TRNG mode does not function.	х	х	х
Flash	Code-Protect	28.	Once the Code-Protect feature is enabled, a device cannot be erased using ICSP™ or JTAG.	Х		
ADC	Group Interrupt	29.	When using Channel Scan, Class 3 inputs are always part of the Group Interrupt regardless of the setting of the AGIENx bits in the AD1IRQENx register.	х	х	Х
SQI	Soft Reset	30.	A Soft Reset is only possible when clock divider values are '0' and '1'.	Х	Х	Х
SQI	XIP Mode	31.	XIP mode is not operational.	Χ	Х	Χ
SQI	Buffer Thresholds	32.	Transmit and receive operation may not function properly.	Х	Х	Х
SQI	Interrupts	33.	Some Interrupt Signal Enable bits are set upon a Reset.	Χ	Χ	Χ
SQI	Read Clock Speed	34.	Clock for read operations does not meet the published specification.	Х	Х	Х
SQI	Transmit Buffer Empty Status	35.	Upon a reset, the Transmit Buffer Empty Status (TXEMPTYIF) bit in the SQI1INTSTAT register is cleared to zero instead of being set to one.	х	Х	Х
Comparator	Idle Mode	36.	The Comparator cannot be disabled when the device is in Idle mode.		Х	Х
Comparator	Offset	37.	The Comparator offset does not meet the published specification		Х	Х
I/O Pins	SOSCO Function	38.	I/O pins shared with the SOSCO function cannot be used as general purpose input or output.	Х	Х	Х
I ² C	Overrun Interrupt	39. A Slave interrupt is not generated during an overrun condition.		Х	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item	Issue Summary		ffecto	
				А3	A4	A5
Flash Memory	Program Write Protect	40.	The Program Write Protect (PWP) bits protect all Program Memory.	Х	Х	Х
Oscillator	Posc	41.	A crystal oscillator cannot be used as an input to the Primary Oscillator (OSC1/OSC2 pins).	Х	Х	
5V Tolerant I/O Pins	Pull-ups	42.	Internal pull-up resistors may not guarantee a logical '1' on digital inputs on 5V tolerant pins.	Х	Х	Х
ADC	_	43.	Certain ADC operating modes are not supported.	Χ	Χ	Χ
ADC	_	44.	The ADC module does not meet published specifications. X		Χ	Χ
Prefetch	Module Disable	45.	Disabling the Prefetch does not invalidate contents.	Χ	Χ	Χ
Oscillator	Clock Switch 46. Switching the System Clock (SYSCLK) to the Secondary PL (SPLL) causes a device Reset. This affects both software an hardware (IESO) clock switching.		Х	Х	Х	
DMA	Interrupt Trigger	47.	A UART6 Transfer Done interrupt cannot be used to trigger DMA activity.		Х	Х
UART	Auto-baud	48.	The Automatic Baud Rate feature does not function to set the baud rate.	Х	Х	Х
Deadman Timer	NMI	49.	The Deadman Timer triggers a device Reset instead of a Non-Maskable Interrupt (NMI).	Х	Х	Х
Oscillator	POSC Crystal	50.	Crystal support for the Primary Oscillator does not meet published specifications for frequency and voltage.	Х	Х	Х
Reserved	_	51.	_	_	_	_
I ² C	SDA Hold Time	52.	Lengthening the SDA hold time causes bus collisions in 1 MHz mode.	Х	Х	Х
System Bus	Simultaneous Access	53.	CAN data may become corrupted during simultaneous operation.	Х	Х	Х
Power- Saving Modes	Sleep Mode	54.	The minimum CAN pulse width does not wake the device.		Х	Х
Oscillator	Reference Clock	55.	The Reference Clock cannot use input frequencies greater than 100 MHz.		Х	Х
UART	Synchronization	56.	On a RX FIFO overflow, shift registers stop receiving data, which causes the UART to lose synchronization.	Х	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A5).

1. Module: ADC

When using INTO as a trigger source for ADC conversion, the INTOEP bit in the INTCON register controls which edge triggers the conversion (rising or falling). However, only a rising edge will trigger the conversion.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Х	Χ			

2. Module: ADC

Two's complement (signed) input mode does not produce the expected results. Signed mode selections are SHxMOD<1:0> = 01 for single-ended or SHxMOD<1:0> = 11 for differential inputs.

Work arounds:

Work around 1

Use two's complement format for all inputs. The Two's complement format works properly when all sample and holds are set for this format. Single-ended or Differential mode can still be selected independently. Use one of the following settings for SH0MOD through SH5MOD:

- SHxMOD<1:0> = 01, for signed single-ended or
- SHxMOD<1:0> = 11, for signed differential inputs

Work around 2

Use unipolar (unsigned) mode selections for all sample and holds. Where needed, convert the unsigned results to signed values. Unsigned 12-bit results can be converted to signed values by subtracting 2048 from the signed result. Use one of the following settings for SH0MOD through SH5MOD:

- SHxMOD<1:0> = 00, for unsigned single-ended or
- SHxMOD<1:0> = 10, for unsigned differential inputs

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

3. Module: Boot Flash

When Boot Flash 1 is selected to be mapped to a Lower Boot Alias memory, the device may instead incorrectly map Boot Flash 2.

Work around

Program an invalid sequence number (such as 0xFFFFFFFF or 0x00000000) into Boot Flash 2. This will force the device to map Boot Flash 1 into the Lower Boot Alias memory.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

4. Module: Comparator Voltage Reference

The Comparator Voltage Reference (CVREF) module range selection (CVRR bit in the CVRCON register) does not function. The default setting of the CVREF Range Selection bit (CVRR) is set to 0 to 0.67 CVRSRC, with a step size of CVRSRC/24, and *cannot* be changed.

Work around

Use an External Voltage Reference and adjust it appropriately to achieve the desired CVREF output.

А3	A4	A5			
Χ	Χ	Χ			

5. Module: Ethernet Controller

The Alternate Ethernet pins, AERXDV and AERXCLK, are not available on 100-pin devices.

Work around

Only use either the MII or RMII configuration.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

6. Module: Ethernet Controller

MII mode is not available on 64-pin devices. In this mode, the Ethernet pin, ERXD2, is not available.

Work around

Use the RMII or Alternate RMII configurations.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Х			

7. Module: Ethernet Controller

MII pins that are not used by the Ethernet module during RMII operation are not released, and therefore, lower priority functions on these pins are not available in this mode. However, higher priority functions on these pins, such as EBI and analog inputs (for ADC and Comparators), can still be used.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

8. Module: I/O Port

The Open Drain selection (ODCx) on I/O port pins is not available when the pin is configured for anything other than a standard port output. the Open Drain feature is not available for dedicated or remappable Peripheral Pin Select (PPS) output features.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

9. Module: Oscillator

Changing values in the OSCTUN register has no effect on the FRC accuracy.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

10. Module: Oscillator

The Ceramic Resonator cannot be used as an input to the Oscillator module (OSC1/OSC2 pins).

Work around

Instead, use either a crystal oscillator or the external clock.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

11. Module: Secondary Oscillator

A crystal oscillator cannot be used as the input to the Secondary Oscillator (SOSCI/SOSCO pins).

Work around

Instead, use the external clock.

Affected Silicon Revisions

А3	A4	A5			
Χ	Х	Х			

12. Module: Reserved

The issue previously reported in a prior revision of this errata, is no longer relevant and was removed.

13. Module: Power-Saving Modes

Dream mode is intended as a feature allowing DMA operation while the CPU is in Idle mode; however, Dream mode does not function.

Work around

None.

	А3	A4	A5			
ſ	Χ	Χ	Χ			

14. Module: Power-Saving Modes

The device may not exit Sleep mode.

Work arounds

Enable Flash in Sleep mode by clearing the Flash Sleep Mode Configuration bit, FSLEEP, in the DEVCFG0/ADEVCFG0 configuration register.

Affected Silicon Revisions

А3	A4	A5			
Χ	Х	Х			

15. Module: SPI

The SPI clock speed does not meet the published specification. The maximum supported SPI clock speed is 27 MHz.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

16. Module: Reserved

The issue previously reported in a prior revision of this errata, is no longer relevant and was removed.

17. Module: System Bus

When Permission Access is enabled, any access by an initiator that is not allowed will not succeed; however, the status registers may not accurately report the violations.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

18. Module: USB

The USB module will not function if the device enters Sleep mode and the USB PHY is turned off by setting the USBSSEN bit in the CFGCON register to '1'.

Work around

Keep the USB PHY operational in Sleep mode by setting the USBSSEN bit to '0'.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

19. Module: USB

The USB module requires a start-up delay.

Work around

When enabling the USB PLL, add a three second delay before turning on the USB module.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

20. Module: USB

Endpoint FIFOs cannot be read using 32-bit reads.

Work around

Use 8-bit reads, reading each portion and copying into a 32-bit value.

Affected Silicon Revisions

А3	A4	A5			
Χ	Х	Х			

21. Module: Reserved

The issue previously reported in a prior revision of this errata, is no longer relevant and was removed.

22. Module: Watchdog Timer

When the Watchdog Timer is used in Window mode, the module may issue a Reset even if the user tries to clear the module within the allowed window.

Work around

None.

А3	A4	A5			
Χ	Χ	Χ			

23. Module: Watchdog Timer

When the Watchdog Timer expires during Sleep mode, it causes a Reset rather than a Non-maskable Interrupt (NMI).

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Х			

24. Module: PMP

PMP address lines block the use of lower-order functions when the PMP is used but the corresponding bit in the PMAEN register is cleared.

For example, on 100-pin devices, pin 2 is EBIA5/AN34/PMA5/RA5; however, clearing bit 5 of the PMAEN register does not allow RA5 to function as GPIO even though PMA5 is not to be used with the PMP.

Work around

Higher-order functions are available and should be used instead. As described in the previous example, EBIA5 and AN34 would be available.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

25. Module: I²C

The hardware Master Stop control (PEN bit) does not function.

Work around

Instead of hardware, use software to create the Stop condition, which involves execution of two separate steps.

Step 1:

During software setup do the following:

- Clear the LAT bit of the SDA pin.
- Clear the TRIS bit of the SDA pin to be configured as an output.
- 3. Set the LAT bit of the SCL pin.
- 4. Set the TRIS bit of the SCL pin to be configured as an input.
- 5. Enable the I²C module by setting the ON bit in the I2CxCON register.
- To avoid using software delay loops, set up a Timer module with an interval equivalent to 1 BRG time. The Timer interrupt will occur for every 1 BRG time period.

Step 2:

To create the Stop condition on the I²C bus, *do not* set the PEN bit in the I2CxCON register. Instead, a software routine should be invoked to provide delays and manipulate the GPIO that the I²C pins share that would create a Stop condition. A Stop condition occurs when SDA goes high 1 BRG time after SCL goes high. SCL goes high at least 1 BRG time after receiving ACK or NACK from the slave.

After software setup, do the following to create the Stop condition:

- 1. Start the Timer module.
- After 1 BRG time period has elapsed, disable the I²C module by clearing the ON bit in the I2CxCON register.
- After 2 BRG time periods have elapsed, change the direction of the SDA pin to an input by setting the corresponding TRIS bit.
- After 4 BRG time periods have elapsed, enable the I²C module by setting the ON bit in the I2CxCON register.
- 5. Clear the LAT bit of the SDA pin.
- Clear the TRIS bit of the SDA pin to be configured as an output.
- 7. Set the LAT bit of the SCL pin.
- Set the TRIS bit of the SCL pin to be configured as input.
- 9. Stop the Timer module.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

26. Module: Crypto Engine

The Crypto Engine processes data in big-endian order rather than little-endian.

Work around

Use the SWAPEN bit (CECON<5>) to bytereverse the data on input. After the data is processed, it must be byte-reversed by software or programmable DMA.

А3	A4	A5			
Χ	Χ	Χ			

27. Module: Random Number Generator

True RNG mode does not function.

Work around

Instead, use Pseudo-Random Number Generator (PRNG) mode.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

28. Module: Flash

Under normal conditions, once the Code-Protect feature is enabled, a device cannot be accessed (read and/or write) through external interfaces such as $ICSP^{TM}$ or JTAG. To gain access through these interfaces, the Code-Protect bit must be erased, either by issuing an erase command (using ICSP or JTAG) or with the help of RTSP code. However, the device erase command using ICSP or JTAG does not function, once the Code-Protect feature is enabled.

Work arounds:

Work around 1

Use the RTSP method to update code in a Code-Protect enabled device. In this mode, Flash memory can be erased and programmed with desired data.

Work around 2

Use the RTSP method with the Live-Update feature of the device to erase the Code-Protect bit. Using this method, the application will erase the Code-Protect bit located in the inactive Boot Flash memory, and update this Boot Flash sequence to a higher number versus the active Boot Flash memory. On the next POR, Boot Flash memory with the erased Code-Protect bit will be used to configure the device, including Code-Protect configuration.

Affected Silicon Revisions

А3	A4	A5			
Х					

29. Module: ADC

When using Channel Scan, Class 3 inputs are always part of the Group Interrupt regardless of the setting of the AGIENx bits in the AD1IRQENx register. Conversions should only be part of the Group interrupt if a AGIENx bit is set.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

30. Module: SQI

A SQI Soft Reset, which is controlled by the RESET bit in the SQI1CFG register does not work when the CLKDIV<7:0> bits in the SQI1CLKCON register have a value of two or higher.

Work around

Set the CLKDIV<7:0> bits to a value of zero or one.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

31. Module: SQI

XIP mode is not operational (MODE<2:0> bits = 011 in the SQI1CFG register).

Work around

Use PIO mode (MODE<2:0> bits = 001) or DMA mode (MODE<2:0> bits = 010).

Affected Silicon Revisions

	А3	A4	A5			
I	Χ	Χ	Χ			

32. Module: SQI

Transmit and receive operation may not function properly.

Work around

Set the TXCMDTHR<5:0> and RXCMDTHR<5:0> bits in the SQI1CMDTHR register to multiples of 4 (32-bit aligned data buffers).

А3	A4	A5			
Х	Χ	Χ			

33. Module: SQI

The TXEMPTYISE, TXTHRISE, RXEMPTYISE, RXTHRISE, and CONEMPTYISE Interrupt Signal Enable bits in the SQI1INTSEN register are enabled on a device Reset.

Work around

Clear these bits by software.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

34. Module: SQI

Clock speed for read operations does not meet the maximum specification (SQ10) of 50 MHz. For read operations the maximum clock is 25 MHz.

Work around

None.

Affected Silicon Revisions

	А3	A4	A5			
ı	Χ	Χ	Χ			

35. Module: SQI

For all resets, the Transmit Buffer Empty Status (TXEMPTYIF) bit in the SQI1INTSTAT register is cleared to zero instead of being set to one.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

36. Module: Comparator

The SIDL bit in the CMSTAT register is intended to stop all Comparator modules when the CPU enters Idle mode. However, this bit does not function, and all enabled modules will continue to operate.

Work around

Disable the Comparator module by clearing the ON bit in the CMxCON register prior to entering Idle mode.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

37. Module: Comparator

The Input Offset Voltage parameter (D300) is not within the published data sheet specification. The typical value is ±30 mV.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

38. Module: I/O Pins

When the Secondary Oscillator is disabled through the FSOSCEN bit (DEVCFG1<6>), the SOSCO pin does not tri-state and is driven to Vss. An I/O pin shared with the SOSCO function cannot be used as a general purpose input or output.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

39. Module: I²C

When operating in Slave mode, the I²C module does not trigger an interrupt when an overrun condition occurs.

Work around

Monitor the I2COV bit in the I2CxSTAT register using software.

Affected Silicon Revisions

А3	A4	A5			
Х	Х	Х			

40. Module: Flash Memory

Under normal conditions, setting the Program Write Protect (PWP) bits sets a mark below which the program memory is protected. Memory above this setting may be erased or written. However, the device protects all of program memory when any PWP bits are set.

Work around

None.

А3	A4	A5			
Χ	Χ	Χ			

41. Module: Oscillator

Depending on the revision of silicon, a crystal oscillator cannot be used as the input to the Primary Oscillator (OSC1/OSC2 pins).

Work around

For Revision A3 and A4 silicon:

Use an external clock or an internal FRC.

For Revision A5 silicon:

See Data Sheet Clarification 3: Primary Oscillator.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ				

42. Module: 5V Tolerant I/O Pins

When internal pull-ups are enabled on 5V tolerant pins, the level as measured on the pin and available to external device inputs may not exceed the minimum value of VIH, and therefore qualify as a logic "high". However, with respect to the PIC32 device, as long as VDD \geq 3V and the load doesn't exceed -50 $\mu A,$ the internal pull-ups are guaranteed to be recognized as a logic "high" internally to the device.

Work around

It is recommend to only use external pull-ups:

- To guarantee a logic "high" for external logic input circuits outside of the PIC32 device
- For PIC32 device inputs, if the external load exceeds -50 μA or VDD < 3V

Affected Silicon Revisions

А3	A4	A5			
Χ	Х	Χ			

43. Module: ADC

Note: A related code example is available in MPLAB Harmony, Version 1.02 or later. For more information, visit http://www.micochip.com/harmony.

The following ADC operating modes are not supported:

- · Software polling of ADC status bits
- · Manual software ADC triggering
- ADC interrupt modes (use DMA Interrupt mode)
- ADC SFR accesses by the CPU while ADC is operating
- ADC Boost or low-power mode.
- Individual ADC Input Conversion Requests (i.e., RQCNVRT bit in the ADCCON3 register)
- Use of ADC S&H Channels 0-4 except for calibration
- Any ADC references other than external VREF+ and VREF- pins
- · ADC Differential mode

Work around

None.

А3	A4	A5			
Χ	Χ	Χ			

44. Module: ADC

For Revision A3 and A4 silicon:

Note: A related code example is available in MPLAB Harmony, Versions 1.00 or 1.01. These versions are available in the MPLAB Harmony archive. For more information, visit http://www.micochip.com/harmony.

The ADC module does not meet the published Throughput Rate (AD51) and Full-Scale Input Range (AD12) specifications. The updated Maximum Throughput Rate (AD51) specification is 125 ksps, assuming 16x Oversampling mode. The updated Maximum Full-Scale Input Range is 2.5V for both Differential and Singled-Ended modes. The updated Minimum Full-Scale Input Range is -2.5V for Differential mode.

For Revision A5 silicon with date codes of 1503xxx (i.e., 1/12/15) or later:

Note: A related code example is available in MPLAB Harmony, Version 1.02 or later. For more information, visit http://www.micochip.com/harmony.

These devices will have ADC performance as specified in Table 3 and Table 4.

For Revision A5 silicon with date codes prior to 1503xxx (i.e., 1/12/15):

These devices were not calibrated appropriately and may not perform to the specifications defined in Table 3 and Table 4.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Х	Х	Χ			

TABLE 3: ADC1 MODULE SPECIFICATIONS

AC CHA	ARACTERIS	STICS ^(3,4)	Standard Op (unless other Operating ter	rwise stat	ed)		es 2,3,4): 2.5V to 3.6V
Param.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
Device	Supply						
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V	_
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V	_
Referen	ce Inputs						
AD05	VREFH	Reference Voltage High	AVss + 2.0	_	AVDD	V	VREFH = VREF+ (Note 1)
AD06	VREFL	Reference Voltage Low	AVss	_	VREFH - 2.0	V	(Note 1)
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	2.0	_	AVDD	V	_
AD08 AD08a	IREF	Current Drain	_	100 .002	150 1	μA μA	ADC operating ADC off
Analog	Input						
AD12	VINH-VINL	Full-Scale Input Range	0	_	Lesser of VDD – 0.6 or 2.5	V	Single-ended mode only (Differential mode is not supported)
AD14	VINCM	Common Mode Input Voltage	AVSS + VREF/2	_	AVDD – VREF/2	V	_
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	_	≤ 10k	Ω	(Note 1) For minimum sampling time

- Note 1: These parameters are not characterized or tested in manufacturing.
 - 2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.
 - 3: Specifications are based on adherence to the requirements listed in **Section 28.1 "ADC Configuration Requirements**".
 - **4:** All data was collected using a dedicated external precision voltage source connected to VREF+ and with VREF- tied to external AVSS. External VREF+ and VREF- must be used at all times.

TABLE 3: ADC1 MODULE SPECIFICATIONS (CONTINUED)

AC CHA	RACTERIS	STICS ^(3,4)	Standard Op (unless other Operating ter	rwise stat	ed)		es 2,3,4): 2.5V to 3.6V
Param.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
ADC Ac	curacy – N	leasurements with Exte	rnal VREF+/VR	EF-			
AD20c	Nr	Resolution		8 data bits		bits	_
AD21c	INL	Integral Nonlinearity	-5	±3	+5	LSb	VINL = VREF- = VREFL = 0V, VREF+ = VREFH = 2.5V
AD22c	DNL	Differential Nonlinearity	-1	±1	+2	LSb	VINL = VREF- = VREFL = 0V, VREF+ = VREFH = 2.5V
AD23c	GERR	Gain Error	-10	±3	+10	LSb	VINL = VREF- = VREFL = 0V, VREF+ = VREFH = 2.5V
AD24c	EOFF	Offset Error	-9	±1	+9	LSb	VINL = VREF- = VREFL = 0V, VREF+ = VREFH = 2.5V
AD25e	_	Monotonicity	_	_	_	_	Guaranteed
Dynami	c Performa	ince					
AD31b	SINAD	Signal to Noise and Distortion	_	42	_	dB	_
AD34b	ENOB	Effective Number of bits	_	7	_	bits	_

Note 1: These parameters are not characterized or tested in manufacturing.

- 2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.
- 3: Specifications are based on adherence to the requirements listed in **Section 28.1 "ADC Configuration Requirements**".
- **4:** All data was collected using a dedicated external precision voltage source connected to VREF+ and with VREF- tied to external AVSS. External VREF+ and VREF- must be used at all times.

TABLE 4: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

AC CHA	ARACTER	RISTICS ^(2,4,5)	(unless	otherw	ise stat	ed)	ns (see Notes 3,4,5): 2.5V to 3.6V ≤ TA ≤ +85°C
Param. No.	Symbol	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
Clock P	aramete	rs					
AD50	TAD	ADC Clock Period	1000	_	2000	ns	_
Through	hput Rate	е					
AD51	Fтр	SH0 – SH4 (Class 1 Inputs)	_	_	_	_	SH0-SH4 functionality is not supported. Sampling must be performed on SH5 only. See Note 3.
		SH5 (Class 2 and 3 Inputs)	_	_	66.6	ksps	Single Class 2 or 3 input, 1 MHz ADC Clock, Source impedance \leq 10 k Ω , SAMC = `b00001010, Assumes there are no pending sample conversion operations at time of trigger. See Note 3 .
		Conversion Pipeline	_	_	1	Msps	_
Timing	Paramete	ers					
AD60	Тѕамр	Sample Time for SH0-SH4 (Class 1 Inputs)	_	_	_	TAD	SH0-SH4 functionality is not supported. Sampling must be performed on SH5 only.
		Sample Time for SH5 (Class 2 and 3 Inputs)	10	_	_	TAD	Source Impedance ≤ 10 kΩ, 1 MHz ADC clock
AD62	TCONV	Conversion Time (after sample time is complete)	_	_	10	TAD	SH0-SH4 functionality is not supported. Sampling must be performed on SH5 only. For SH5, TSAMP + TCONV provides Trigger to data ready timing;
AD64	TCAL	Calibration Time	_	160	_	TAD	_
AD65	TWAKE	Wake-up time from Low- Power Mode	_	2	_	TAD	_

- **Note 1:** These parameters are not characterized, or tested in manufacturing.
 - **2:** The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.
 - 3: Assuming correct PLL configuration (i.e., 192 MHz system clock).
 - **4:** Specifications are based on adherence to the requirements listed in **Section 28.1 "ADC Configuration Requirements**".
 - 5: All data was collected using a dedicated external precision voltage source connected to VREF+ and with VREF- tied to external AVss. External VREF+ and VREF- must be used at all times.

45. Module: Prefetch

The Prefetch module does not invalidate buffer contents when the module is disabled by setting the PREFEN<1:0> bits to `b00.

Work around

To disable the Prefetch module, execute four 32-bit NOP commands before and after setting the PREFEN<1:0> bits to `b00.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

46. Module: Oscillator

Switching the System Clock (SYSCLK) to the System PLL (SPLL) causes a device Reset. This affects both software and hardware (IESO) clock switching.

Work around

To switch the clock source, disable IESO, and execute the following steps in software:

- Reduce the speed of all peripheral buses to 128:1 through PBCLKx (where 'x' ≠ 7) and reduce the speed of the CPU bus to 128:1 through PBCLK7.
- 2. Perform the clock switch.
- 3. Set the speed of the CPU bus to the previous clock switch divisor and set the speed of the peripheral buses to their previous clock switch divisor.

Affected Silicon Revisions

А3	A4	A5			
Х	Х	Х			

47. Module: DMA

The UART6 Transfer Done Interrupt (190) cannot be used to trigger a DMA activity, such as a start or a stop.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

48. Module: UART

The UART Automatic baud rate feature is intended to set the baud rate during run-time based on external data input. However, this feature does not function.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

49. Module: Deadman Timer

The Deadman Timer should trigger a Non-Maskable Interrupt (NMI) when the timer runs out or when an incorrect value is written to the DMTPRECLR or DMTCLR registers. Instead, the Deadman Timer triggers a device Reset without a NMI.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Х	Χ			

50. Module: Oscillator

The Primary Oscillator does not meet the published specifications for crystal support.

Work around

To use a crystal with the Primary Oscillator, the following limitations on voltage and frequency must be observed:

- $2.4V \le VDD \le 3.6V$
- 4 MHz ≤ Crystal Speed ≤ 12 MHz

Additional details can be found in Data Sheet Clarification 3: Primary Oscillator.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

51. Module: Reserved

The issue previously reported in a prior revision of this errata, is no longer relevant and was removed.

52. Module: I²C

Setting the SDAHT bit in the I²C module lengthens the time that the SDAx pin is held after SCLx falls to 300 ns from 100 ns. However, the actual hold time is longer than 300 ns, and as a result, it causes a bus collision when operating at 1 MHz.

Work around

Do not set the SDAHT bit when operating the I²C module at 1 MHz.

Affected Silicon Revisions

А3	A4	A5			
Χ	Х	Х			

53. Module: System Bus

When operating the system bus at 8 MHz, having the CAN module access one RAM bank while the Crypto module accesses the other RAM bank can cause the CAN data to become corrupted.

Work around

Operate the system bus at frequencies faster than 8 MHz.

Affected Silicon Revisions

А3	A4	A5			
Х	Х	Χ			

54. Module: Power-Saving Modes

The CAN module can wake the processor from Sleep mode. However, if the bus line filter is enabled through the WAKFIL bit (CiCFG<22>), and the operating pulse width is 560 ns or less, the CAN module does not wake the device.

Work around

None.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

55. Module: Oscillator

The Reference Module cannot accept input frequencies greater than 100 MHz. Therefore, SYSCLK cannot be used as an input if the SYSCLK operates at frequencies greater than 100 MHz.

Work around

Instead of using SYSCLK, use PBCLK1 as the input, which is limited to 100 MHz and is synchronized to SYSCLK.

Affected Silicon Revisions

А3	A4	A5			
Χ	Χ	Χ			

56. Module: UART

During a RX FIFO overflow condition, the shift register stops receiving data. This causes the UART to lose synchronization with the serial data stream. The only way to recover from this is to turn the UART OFF and ON until it synchronizes. This could require several OFF/ON sequences.

Work arounds

Work around 1:

Avoid the RX overrun condition by ensuring that the UARTx module has a high enough interrupt priority such that other peripheral interrupt processing latencies do not exceed the time to overrun the UART RX buffer based on the application baud rate. Alternately or in addition to, set the URXISEL bits in the UxSTA register to generate an earlier RX interrupt based on RX FIFO fill status to buy more time for interrupt latency processing requirements.

Work around 2:

If avoiding RX FIFO overruns is not possible, implement a ACK/NAK software handshake protocol to repeat lost packet transfers after restoring UART synchronization.

А3	A4	A5			
Χ	Χ	Χ			

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001191**C**):

Note:

Corrections in tables are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: ADC Configuration Requirements

Note:

A related code example is available in the latest release of MPLAB Harmony. For more information, visit: http://www.micochip.com/harmony.

To meet ADC specifications, the following steps must be performed:

1. Set the ADC Configuration words, as follows:

AD1CAL1 = 0xB3341210; AD1CAL2 = 0x01FFA769; AD1CAL3 = 0x0BBBBBB8; AD1CAL4 = 0x000004AC; AD1CAL5 = 0x02028002;

 Perform self-calibration. The input mode for SH0-SH5 must be set to the unipolar differential input mode by setting the SHxMOD<1:0> bits (AD1MOD<1:0>) = 10.

Note: SH0 through SH4 functionality and ADC Differential mode are not supported; however, both are required for auto-calibration. Sampling must be performed on SH5 only.

In addition, the following restrictions apply:

Supported ADC operating modes:

- · Scan mode only with DMA interrupt
- The maximum number of used ANx inputs are limited by the available DMA channels (maximum of eight)
- The first (8) conversion after enabling the ADC must be discarded
- ADC Single-ended mode only
- The ADC Clock, TAD, must be limited to 500 kHz ≤ TAD ≤ 1 MHz (i.e., 2 µs ≤ TAD ≤ 1 µs).
- HDW Oversampling is supported, but it is not required, and will not impair accuracy; however, it will reduce the ADC ANx input throughput by the oversample ratio in use
- ANx VIN maximum is limited to ≤ 2.5V
- VREF+ < VDD = AVDD ≥ 2.5 V
- Use of external VREF+ and VREF- pins only for ADC reference (VREFSEL<2:0> bits are equal to 'b011):
 - VREF- = Can be connected to AVss externally, but not internally
 - VREF+ can be connected to AVDD externally if required, but not internally

Unsupported ADC operating modes:

- · Software polling of ADC status bits
- · Manual software ADC triggering
- ADC interrupt modes (use DMA Interrupt mode)
- ADC SFR accesses by the CPU while ADC is operating
- ADC Boost or low-power mode.
- Individual ADC Input Conversion Requests (i.e., RQCNVRT bit in the ADCCON3 register)
- Use of ADC S&H Channels 0-4 except for calibration
- Any ADC references other than external VREF+ and VREF- pins
- · ADC Differential mode

2. Module: I/O Ports

The injection current for certain I/O pins is higher than specified in the data sheet. The injection current for the pins in **bold** type are listed in the following table.

TABLE 37-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

	•••••	DO GHARAGI ERROTIGO. IA	_				
			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)				
			Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-Temp $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				
Param. No.	Symbol	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
	lı∟	Input Leakage Current (Note 3)					
DI50		I/O Ports (with the following three exceptions)	_	_	<u>+</u> 1	μΑ	Vss ≤ Vpin ≤ Vdd, Pin at high-impedance
		SOSCI/RPC13/RC13	_	_	<u>+</u> 500	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
		SOSCO/RPC14/TI1CK/RC14	_	_	<u>+</u> 500	μА	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
		RPF3/USBID/RF3	_	_	<u>+</u> 500	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance


- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.

3. Module: Primary Oscillator

The Primary Oscillator logic in **Figure 8-1:** "PIC32MZ EC Family Oscillator Block Diagram" of the current device data sheet omitted a pull-up resistor (RK), which is necessary to ensure stable start-up of the Primary Oscillator when it is running from a crystal. This resistor must be 10 k Ω and connected between OSC2 and VDD.

The following figure shows the amended portion of the diagram.

FIGURE 8-1: PIC32MZ EC FAMILY
OSCILLATOR BLOCK
DIAGRAM



Crystals with a speed of 4 MHz to 12 MHz that meet the following requirements will meet the PIC32MZ oscillation requirements when configured as depicted in Figure 8-1.

- Manufacturer Drive Level (min) < 10 μW (hard requirements, 1 μW preferred).
- 2. Manufacturer ESR $\leq 50\Omega$ (hard requirement, lower is better).

How to Calculate XTAL Capacitive loading:

- 1. PIC32 CIN = COUT = ~4 pF (PIC32 OSCI and OSCO package pin capacitance).
- 2. C1MFG = C2MFG = Manufacturer Recommended Load Capacitance.
- CLOAD = {([CIN + C1MFG] [C2MFG + COUT]) / [CIN + C1MFG + C2MFG + COUT]} + estimated PCB stray capacitance (2.5 pF)

(Simplified) CLOAD = (((CIN + C1MFG)/2) + 2.5 pF).

Actual C1, C2 Load value to use:

- C2 = CLOAD
- C1 = (CLOAD 2 pF)

Validated Crystals

Temperature Range: (-20°C to +70°C)

VDD = 2.4V to 3.6V, RP = 1 MOhm, RK = 10 kOhm

- TXC 9B-8.000MAAJ-B, (8 Hz throughhole)
- TXC 9B-12.000MEEJ-B, (12 MHz throughhole)
- TXC 7M-12.000MAAE-T, (12 MHz surface mount)

Temperature Range: (-45°C to +110°C)

VDD = 2.4V to 3.6V, RP = 1 MOhm, RK = 10 kOhm

• ABLS-12.000MHz-L4Q-T, (12 MHz surface mount)

4. Module: Internal FRC Oscillator

Certain specifications were stated incorrectly in the data sheet. The correct values are shown in **bold** type in the following table.

TABLE 37-19: INTERNAL FRC ACCURACY

AC CHARACTERISTICS		(unless oth	Operating Conerwise state	ed) e -40° -40°	ns: $2.3V$ to $3.6V$ $-40^{\circ}C \le TA \le +85^{\circ}C \text{ for Industrial}$ $-40^{\circ}C \le TA \le +105^{\circ}C \text{ for V-Temp}$ $-40^{\circ}C \le TA \le +125^{\circ}C \text{ for Extended}$		
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions	
Internal FRC Accuracy @ 8.00 MHz ⁽¹⁾							
F20	FRC	-5	±0.9	+5	%	-40°C ≤ TA ≤ +105°C	

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

5. Module: Internal LPRC Oscillator

Certain specifications were stated incorrectly in the data sheet. The correct values are shown in **bold** type in the following table.

TABLE 37-20: INTERNAL LPRC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions		
Internal LPRC @ 32.768 kHz ⁽¹⁾								
F21	-21 LPRC		±5	+8	%	$0^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$		
		-20	_	+20	%	-40°C ≤ TA < 0°C		

Note 1: Change of LPRC frequency as VDD changes.

APPENDIX A: REVISION HISTORY

Rev A Document (11/2013)

Initial release of this document, issued for revision A3 silicon.

This version includes the following issues: 1 (ADC), 2 (ADC), 3 (Boot Flash), 4 (Comparator Voltage Reference), 5 (Ethernet Controller), 6 (Ethernet Controller), 7 (Ethernet Controller), 8 (I/O Port), 9 (Oscillator), 10 (Oscillator), 11 (Secondary Oscillator), 12 (LPRC Oscillator), 13 (Power-Saving Modes), 14 (Power-Saving Modes), 15 (SPI), 16 (SQI), 17 (System Bus), 18 (USB), 19 (USB), 20 (USB), 21 (USB), 22 (Watchdog Timer), 23 (Watchdog Timer), 24 (PMP), 25 (I²C), 26 (Crypto Engine), and 27 (Random Number Generator).

Rev B Document (12/2013)

Updated issues 7 (Ethernet Controller) and 14 (Power-Saving Modes).

Content in issue 21, which was included in a previous errata version, was removed and this issue has been marked as **Reserved**.

Added data sheet clarification issues 1 (Power-Down Current) and 2 (Operating Conditions), and silicon issues 28 (Flash) and 29 (ADC).

Rev C Document (4/2014)

Updated for revision A4 silicon.

Content in issues 12 and 16, which was included in a previous errata version, was removed and these issues have been marked as **Reserved**.

Added silicon issues 30 (SQI), 31 (SQI), 32 (SQI), 33 (SQI), 34 (SQI), 35 (SQI), 36 (Comparator), 37 (Comparator), 38 (I/O Pins), 39 (I²C), 40 (Flash Memory), 41 (Oscillator), 42 (5V Tolerant I/O Pins), 43 (ADC), 44 (ADC), and 45 (Prefetch).

Added data sheet clarification issues 3 (Internal FRC Accuracy), 4 (Internal LPRC Accuracy), 5 (Internal Backup FRC (BFRC) Accuracy), 6 (ADC1 Module Specifications and Timing Requirements), 7 (ADC Configuration Requirements), 8 (SQI Timing Requirements), 9 (DC Temperature and Voltage Specifications.), 10 (Recommended Minimum Connection), and 11 (I/O Ports).

Rev D Document (5/2014)

Updated silicon issues 43 (ADC) and 44 (ADC) and data sheet clarifications 6 (ADC1 Module Specifications and Timing Requirements) and 7 (ADC Configuration Requirements).

Rev E Document (9/2014)

Updated for revision A5 silicon.

Updated silicon issues 24 (PMP), 25 (I²C), and 41 (Oscillator).

Added silicon issues 46 (Oscillator), 47 (DMA), 48 (UART), 49 (Deadman Timer), 50 (Oscillator), and 51 (Reserved).

Removed data sheet clarifications 1 through 6 and 8 through 11. Issue 7 was retained, which is now issue 1 (ADC Configuration Requirements).

Added data sheet clarifications 2 (I/O Ports) and 3 (Primary Oscillator).

Rev F Document (10/2014)

Content in issue 51, which was included in the previous errata version, was removed and this issue have been marked as **Reserved**.

Updated issue 44 (ADC).

Added data sheet clarification 4 (Internal FRC Oscillator).

Rev G Document (12/2014)

Updated silicon issues 25 (l²C), 30 (SQI), 43 (ADC), 44 (ADC), and 50 (Oscillator).

Updated Data Sheet Clarification 1 (ADC Configuration Requirements) and 3 (Primary Oscillator).

Added silicon issues 52 (I²C), 53 (System Bus), 54 (Power-Saving Modes), 55 (Oscillator), and 56 (UART).

Added Data Sheet Clarification 5 (Internal LPRC Oscillator).

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-889-6

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115

Fax: 86-571-8792-8116

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533

Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf

Tel: 49-2129-3766400

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw

Tel: 48-22-3325737

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm

Tel: 46-8-5090-4654 **UK - Wokingham**

Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14